Lecture 7: Partitioning

Preview 34:02

Lecture 8: Floorplanning

Preview 30:23

Lecture 9: "Floorplanning Algorithms

Preview 30:20

Lecture 10: Pin Assignment

Preview 24:28

Lecture 11: Placement (Part 1)

Preview 34:22

Lecture 12: Placement (Part 2)

Preview 33:48

Lecture 13: Placement (Part 3)

Preview 29:35

Lecture 14: Placement (Part 4)

Preview 30:55

Lecture 15: Grid Routing (Part 1)

Preview 29:45

Lecture 16: Grid Routing (Part 2)

Preview 29:19

Lecture 17: Grid Routing (Part 3)

Preview 38:25

Lecture 18: Global Routing (Part 1)

Preview 38:35

Lecture 19: Global Routing (Part 2)

Preview 30:20

Lecture 20 : Detailed Routing (Part 1)

Preview 30:37

Lecture 21: Detailed Routing (Part 2)

Preview 28:59

Lecture 22: Detailed Routing (Part 3)

Preview 33:09

Lecture 23 : Detailed Routing (Part 4)

Preview 29:52

ecture 24 : Clock Design (Part 1)

Preview 44:45

Lecture 25 : Clock Design (Part 2)

Preview 29:00

Lecture 26 : Clock Design (Part 3)

Preview 28:41

Lecture 27: CLOCK NETWORK SYNTHESIS (PART 1)

Preview 33:04

Lecture 28: CLOCK NETWORK SYNTHESIS (PART 2)

Preview 31:22

Lecture 29: CLOCK NETWORK SYNTHESIS (PART 3)

Preview 34:33

Lecture 30: CLOCK NETWORK SYNTHESIS (PART 4)

Preview 34:38

Lecture 31: POWER AND GROUND ROUTING

Preview 27:22

Lecture 32: Time Closure (Part 1)

Preview 34:47

Lecture 33: Time Closure (Part 2)

Preview 35:04

Lecture 34: Time Closure (Part 3)

Preview 31:07

Lecture 35: Time Closure (Part 4)

Preview 30:30

Lecture 36: Time Closure (Part 5)

Preview 32:58

Lecture 37: Timing Driven Placement

Preview 29:29

Lecture 38: Timing Driven Routing

Preview 33:02

Lecture 39: Physical Synthesis (Part 1)

Preview 28:50

Lecture 40 : Physical Synthesis (Part 2)

Preview 30:44

Lecture 41: Performance-Driven Design Flow

Preview 23:13

Lecture 42 : Miscellaneous Approaches to Timing Optimization

Preview 32:19

Lecture 43 :Interconnect Modeling (Part 1)

Preview 32:33

Lecture 44 : Interconnect Modeling (Part 2)

Preview 32:18

Lecture 45 : Design Rule Check

Preview 28:37

Lecture 46 : Layout Compaction (Part 1)

Preview 24:37

Lecture 47 : Layout Compaction (Part 2)

Preview 33:49

Lecture 48 :

Preview 30:31

Lecture 49 :

Preview 34:17

Lecture 50 :

Preview 29:08

Lecture 51 :

Preview 28:48

Lecture 52 :

Preview 34:24

Lecture 53 : Test Pattern Generation

Preview 33:04

Lecture 54: Design for Testability

Preview 30:07

Lecture 55: Boundary Scan Standard

Preview 28:28

Lecture 56: Built-in Self-Test (Part 1)

Preview 30:51

Lecture 57: Built-in Self-Test (Part 2)

Preview 23:02

Lecture 58 : Low Power VLSI Design

Preview 32:30

Lecture 59 : Techniques to Reduce Power

Preview 36:10

Lecture 60 : Gate Level Design for Low Power (Part 1)

Preview 28:50

Lecture 61 : Gate Level Design for Low Power (Part 2)

Preview 31:26

Lecture 62 : Other Low Power Design Techniques

Preview 24:41

Lecture 63 : Algorithmic Level Techniques for Low Power Design

Preview 30:53

Lecture 64 : Summarization of the Course

Preview 14:38

Live Session 12-03-2020

Preview 36:01